电离层综合探测器数据采集处理单元设计研究

刘巍; 曾立; 宋景星

doi:10.11728/cjss2012.06.834

电离层综合探测器数据采集处理单元设计研究

doi: 10.11728/cjss2012.06.834

刘巍^1,2,
曾立^2,3,
宋景星³

1.
中国科学院大学北京 100049
2.
中国科学院空间科学与应用研究中心空间天气学国家重点实验室北京 100190
3.
北京航空航天大学宇航学院北京 100191

基金项目: 国家自然科学面上基金项目(41074130)和国家自然科学青年基金项目(40604023)共同资助

详细信息

中图分类号: P353
计量
- 文章访问数: 2472
- HTML全文浏览量: 12
- PDF下载量: 1140
- 被引次数: 0
出版历程
- 收稿日期: 2011-05-25
- 修回日期: 2012-04-27
- 刊出日期: 2012-11-15

Design of Data Acquisition and Processing Unit for Complex Detector in the Ionosphere

1.
University of Chinese Academy of Sciences, Beijing 100049
2.
State Key Laboratory of Space Weather, Center for Space Science and Applied Research, Chinese Academy of Sciences, Beijing 100190
3.
School of Astronautics, Beihang University, Beijing 100191

摘要

摘要: 电离层综合探测器(CDI)是一种面向快速响应航天器平台、用于原位综合探测电离层等离子体及未完全电离中性气体的新概念空间环境探测仪器, 实现了对常规平板朗缪尔探针、阻滞势分析器和离子阱质量分析器的小型化、一体化设计与集成. 本文基于USB2.0接口和FPGA (Field-Programmable Gate Array)技术, 选用高集成度的COTS (Commercial-Off-The-Shelf)器件, 对CDI多通道数据采集处理单元的系统方案和硬件设计进行研究, 并对FPGA的逻辑资源利用情况和Fusion器件内部ADC采样以及FIFO (First Input First Output)读写时序进行了仿真和分析.
- USB2.0 /
- FPGA /
- 数据采集 /
- 电离层综合探测器
Abstract: Complex Detector in the Ionosphere (CDI), designed for fast responsive spacecraft platform, is a novel conceptual payload instrument for in-situ plasma and partially ionized gases complex measurement in the ionosphere. CDI is an integrated miniature of conventional planar Langmuir probe, retarding potential analyzer and ion trap mass analyzer. In this article, based on USB2.0 and FPGA (Field-Programmable Gate Array techniques using Commercial-Off-The-Shelf (COTS) parts with highly integration level, a multi-channel Data Acquisition and Processing Unit (DPAU for CDI instrument is designed. The DAPU system and hardware design are both introduced. In addition, analysis on logic resource of FPGA and simulation on reading and writing time sequence are also introduced in the article.
- USB2.0 /
- FPGA /
- Data acquisition /
- Complex detector in the ionosphere

HTML全文

参考文献(9)

[1]	Li Junbao. Modeling optimal modular bus system design for rapid responsive spacecraft[J]. J. Astron., 2010, 31(4):1219-1223. In Chinese (李君宝. 快响应航天器模块化总线优化设计的建模[J]. 宇航学报, 2010, 31(4):1219-1223)
[2]	Li Haomo. Miniaturization and integration of small satellite payload[J]. Semicond. Inf., 1998, 35(1):9-12. In Chinese (李浩模. 小型卫星有效载荷的小型化与集成化[J]. 半导体情报, 1998, 35(1):9-12)
[3]	Xing Kefei, Yangjun, Wang Yueke, et al. Study on the anti-radiation technique for Xilinx SRAM-based FPGA[J]. J. Astron., 2007, 28(1):123-151. In Chinese (邢克飞, 杨俊, 王跃科, 等. Xilinx SRAM型FPGA 抗辐射设计技术研究[J]. 宇航学报, 2007, 28(1):123-151)
[4]	Panqing, Liao Yurong. Concepts and Research of Rapid Response[M]. National Defense Industry Press, 2010. In Chinese (潘清, 廖育荣, 等. 空间概念与研究进展[M]. 北京: 国防工业出版社, 2010)
[5]	You Zheng, Tian Hexiang, Libin, it et al. Plug-and-play technology for an integration electronic system in a micro-satellite[J]. J. Tsinghua Univ.: Sci. Tech., 2009, 49(11):8-13. In Chinese (尤政, 田贺祥, 李滨, 等. 微小卫星综合电子系统中的即插即用技术[J]. 清华大学学报, 2009, 49(11):8-13)
[6]	Wang Wenhua, Han Shuangli, Zhang Yu, et al. Research on the reliability of FPGA configurationin space-based systems[J]. Chin. J. Space Sci., 2011, 31(1):106-111. In Chinese (王文华, 韩双丽, 张宇, 等. 航天应用FPGA配置可靠性研究[J]. 空间科学学报, 2011, 31(1):106-111)
[7]	Wang Xuying, Lu Ying-hua, Zhang Likun. Design and implementation of high speed real-time data acquisition system based on FPGA[J]. J. China Univ. Posts Telecommun., 2006, 13(4):61-66
[8]	Yang, Shujie, Guo, Zonglian. Development of high-speed data acquisition system based on FPGA[J]. Elec. Power Autom. Equip., 2008, 28(6):93-96
[9]	Baronti F, Lazzeri A, Roncella R, et al. FPGA/DSP-based implementation of a high-performance multi-channel counter[J]. J. Syst. Archit., 2009, 55(10):310-316